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Abstract—This paper proposes a new DC–AC converter 
with a less number of semiconductor switches and 
therefore gate drive and control circuit components. A 
salient feature of this inverter is its pure sinusoidal line-to-
line voltages with no need for output filter. Also, the 
proposed inverter improves the voltage utilization factor 
of the input dc supply compared to four-switch three-
phase inverter (first best topology in the literature from the 
number of switches point of view) and standard six-switch 
inverter with sine PWM. The proposed inverter is capable 
of operating with a wide range of output voltages from 
zero to the full value of the dc input voltage by 
appropriately altering instantaneous duty-cycle. For the 
first time to our knowledge, in this paper, a three-phase 
universal inverter with only three power-switch has been 
proposed. For the purpose of providing a good 
compromise between fast transient response and stability, 
a model predictive controller is proposed. All the design 
expressions have been derived. A comparison with other 
DC–AC converters is given to show the merits of the 
proposed converter. Finally, satisfactory circuit operation 
is confirmed by experimental results from a laboratory 
prototype. 
Index Terms—DC–AC power converters, three phase, 
pure sinusoidal output voltage, model predictive control 
(MPC). 
I. INTRODUCTION
UMEROUS DC–AC converters and wide variety of
control strategies have been proposed in the recent years. 
In spite of all the advantages introduced by these converters, 
the presence of more number of semiconductor switches 
reduces efficiency and reliability [1]-[3], in addition increases 
the cost of system. Therefore, past decade has witnessed an 
increasingly growing research interest in power electronics for 
reduced switch count converters with as many desirable 
features of previous converters as possible. 
Various reduced switch count topologies have been 
proposed in the literature for multilevel DC-AC converters. 
These inverters could be classified into two major categories: 
1) inverters without H-bridge; 2) inverters with H-bridge. The
first category could be also divided into three categories: a)
cascaded bipolar-switched-cells-based multilevel inverters [4],
b) packed-U cell inverters [5], [6], and c) T-type inverters [7],
[8]. The second category could be also divided into six
categories: a) multilevel module-based multilevel inverters 
[9], b) reversing voltage-based multilevel inverters [10], c) 
two-switch enabled level-generation based multilevel inverters 
[11], d) series-connected switched sources-based multilevel 
inverters [12], e) switched series/parallel sources-based 
multilevel inverters [13], and f) cascaded half-bridge-based 
multilevel DC-Link inverters [14]. These inverters have their 
own advantages and disadvantages from the point of view of 
application requirements. 
However, only some reduced switch count topologies have 
been proposed for two level three-phase inverter [15]-[17]. 
Four-switch three-phase converter [18] is the pioneering effort 
initiated with the aim of decreasing the number of power 
switches by DC-bus midpoint connection. The four-switch 
three-phase inverter is widely investigated in several 
applications after its introduction in 1984 by Broeck and Wyk 
[18]. Beyond the reduced number of switches by this 
topology, the fault-tolerant capability [19], reduced number of 
interface circuits, and more reliability [20]-[22] make it 
attractive for many critical applications. However, the four-
switch three-phase inverter is known to have several 
disadvantages compared to standard six-switch three-phase 
inverter. First, the voltage utilization factor is halved 
compared to the standard three-phase inverter. This restricts 
the load and speed range of machine, where the input voltage 
is lower than the rated voltage of motor (such as PV and 
battery). Second, the imbalanced input ac currents, and the 
circulation of one-phase current through the split dc-link 
voltage sources are not suppressed. As a result, the capacitor 
center tap voltage fluctuation is inevitable; therefore, its 
application is limited. Therefore, considerable research efforts 
have been made to improve the performance of the four-
switch three-phase inverter. Regarding the carrier based and 
space vector modulation schemes, considerable researches 
have been focused on the suppression of the capacitor center 
tap voltage fluctuation [23]–[25]. Space vector modulation 
schemes could be classified into three major categories: 1) the 
equivalent zero vector by two large-amplitude opposite 
vectors [26], [27]; 2) the equivalent zero vector by two small-
amplitude opposite vectors [28], [29]; and 3) the nearest three 
vectors SVM method [30]. 
In [31], the authors present a three-switch three-phase 
inverter that only applicable for induction motor drives. In this 
topology, the non-torque producing zero sequence current is 
significantly increased, which necessitates oversized DC-link 
capacitors. Also, this inverter is only used in situations where 
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 the DC-link midpoint and the motor neutral-point can both be 
accessed. 
To the authors’ knowledge, this is the first time a three-
phase universal inverter with only three power switch has been 
proposed (see Fig. 1). The proposed converter has better 
voltage utilization factor of the input dc supply compared to 
both four-switch three-phase inverter and standard six-switch 
three-phase inverter with SPWM controller. Also, the 
proposed inverter does not suffer from the problems of 
circulation of one-phase current through the split dc-link 
capacitors. In this topology, three-phase output voltages are 
pure sinusoidal waves and total harmonic distortion is 
minimized. 
II. PROPOSED TOPOLOGY AND OPERATION MODES 
Fig. 1 shows the proposed three-switch three-phase inverter. 
This inverter contains one dc power supply, two intermediate 
capacitors (C1, C2), two output capacitors (C3, C4), three 
inductors, and three active power switches (Qx, Q1, Q2). As 
shown in Fig. 1, the basic idea behind control strategy is to 
produce a set of dc-biased sinusoidal voltages (second phase 
and third phase) with a phase difference of 60◦ and connect the 
first phase to the input dc supply to maintain balanced line-to-
line voltages. 
Fig. 2 shows phasor diagrams of proposed inverter and 
standard six-switch inverter. The reference voltages of 
proposed inverter are considered as follows: 
                                      
AN dcV V                                          (1) 
                             sin( )BN dc mV V V t                               (2) 
                        sin( 60 )CN dc mV V V t                            (3) 
Under this assumption, a balanced set of line-to-line 
voltages is obtained as follows: 
         sin( ) sin( )AB A B m mV V V V t V t                   (4) 
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3
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3
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It is important to note that the lower and upper bounds for 
Vm are imperative to guarantee the proposed inverter to work 
in balanced modes. As a result, the constraint for Vm (peak of 
line-to-line output voltage) is set as follows: 
                                   
0 m dcV V                                      (7) 
In practical situation, the lower bound is selected to be 
slightly higher than zero. The instantaneous load currents are 
obtained as follows: 
                           
5
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                            sin( )
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Fig. 1. Proposed three-switch three-phase inverter. 
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Fig. 2. Phasor diagrams. (a) Standard six-switch inverter. (b) 
Proposed inverter. 
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There are three power switches with two states in the 
proposed converter. Therefore, eight (23) possible switching 
states could be obtained. There is no prohibited state that 
produce either a short circuit or a situation in which the 
switches would have to absorb the inductive energy instantly. 
Fig. 3 shows the all possible switching states of proposed 
inverter where “1” means is the corresponding switch turned 
ON. The different modes of inverter in state-space form can be 
expressed in terms of switching signals, capacitor voltages, 
inductor currents and dc-side voltage, as (11)-(13). The 
general behavior of different modes is described as follows: 
Mode 1 (Qx,Q1,Q2)=(1,0,0): The input supply provides 
energy to both loads (phase B and phase C) as well as to the 
inductors (Lx,L1,L2). In this case, VB and VC will be increased. 
Mode 2 (Qx,Q1,Q2)=(1,1,0): In this mode, the input supply 
provides energy to phase B as well as to the inductors (Lx,L2) 
and some of output capacitor (C3) energy will be transferred to 
the inductor L2. VB and VC will be increased and decreased, 
respectively. 
Mode 3 (Qx,Q1,Q2)=(1,0,1): In this mode, the input supply 
provides energy to phase C as well as to the inductors (Lx,L1) 
and some of output capacitor (C4) energy will be transferred to 
the inductor L1. VB and VC will be decreased and increased, 
respectively. 
Mode 4 (Qx,Q1,Q2)=(1,1,1): In this mode, both output 
capacitors (C3,C4) will be discharged and the input supply 
provides energy to LX. As a result, VB and VC will be 
decreased.  
Mode 5 (Qx,Q1,Q2)=(0,1,1): The loads is supplied via output 
capacitors (C3,C4). Thus output capacitors will be discharged. 
In this case, LX will be discharged and VB and VC will be 
decreased. 
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Fig. 3. Eight possible switching states of the three-switch three-phase inverter. (a) Mode 1 (Qx,Q1,Q2)=(1,0,0), (b) Mode 2 (Qx,Q1,Q2)=(1,1,0), 
(c) Mode 3 (Qx,Q1,Q2)=(1,0,1), (d) Mode 4 (Qx,Q1,Q2)=(1,1,1), (e) Mode 5 (Qx,Q1,Q2)=(0,1,1), (f) Mode 6 (Qx,Q1,Q2)=(0,1,0), (g) Mode 7 
(Qx,Q1,Q2)=(0,0,1), (h) Mode 8 (Qx,Q1,Q2)=(0,0,0), where “1” means is the corresponding switch turned ON. 
Mode 6 (Qx,Q1,Q2)=(0,1,0): The energy stored in output 
inductor L1 is used to supply the load (phase C) and some of 
inductor L1 energy will be transferred to the output capacitor 
(C4). In this case, (LX,L1) will be discharged and VB and VC 
will be decreased. 
Mode 7 (Qx,Q1,Q2)=(0,0,1): The energy stored in output 
inductor L2 is used to supply the load (phase B) and some of 
inductor L2 energy will be transferred to the output capacitor 
(C3). In this case, (LX,L2) will be discharged and VB and VC 
will be decreased. 
Mode 8 (Qx,Q1,Q2)=(0,0,0): The energy stored in output 
inductors (L1,L2) are used to supply the loads (phase B and 
phase C) and some of output inductors energy will be 
transferred to the output capacitors (C3,C4). In this case, 
(LX,L1,L2) will be discharged and VB and VC will be decreased. 
To achieve variable output voltages commanded by 
reference signals there will be a need for a suitable control 
strategy. In this paper, the predictive controller is used to 
make capability of following reference signals smoothly and 
accurately that is explained in detail in section III. 
III. MODEL PREDICTIVE CONTROL 
Considering the state-of-the-art and emerging control 
strategies and its trend toward better steady-state and faster 
transient response, the finite control set model predictive 
control (FCS-MPC) is applied for the proposed DC-AC 
converter. In FCS-MPC, the nonlinear nature of the power 
converters and time-domain constraints are incorporated into 
the control problem as a constrained optimization problem in a 
unified and clear manner [32]-[34]. Further, FCS-MPC 
provide a strong alternative to conventional PI controllers, and 
it can direct apply the switching states to the system. 
Therefore, it does not require a modulator. A disadvantage of 
the model predictive control is the high computational burden 
that increases exponentially with the length of the prediction 
horizon and number of switching states. Nevertheless, with the 
development of convex optimization techniques and 
computational power of digital devices, such as 
microprocessors, digital signal processors (DSPs), field 
programmable gate arrays (FPGAs), the model predictive 
control has become more and more popular and feasible. This 
has made it possible to predict the behavior of variables in 
standard control hardware platforms within sampling intervals 
of less than a few tens of µs. Actually, the most important step 
to design a robust controller, is a precisely modeling, that 
reveal the insight of the converter’s dynamic behavior. The 
suitable mathematical model for the application of MPC is to 
use a state space modeling [35]-[37]. This state-space model 
will help to build the MPC controller. The capacitors and 
inductors in the proposed inverter are assumed to be non-ideal, 
and they have been represented by their corresponding internal 
resistance of the inductors and the equivalent series resistance 
(ESR) of the capacitors. The inverter ac-side voltages in state-
space form can be expressed in terms of switching signals, 
capacitor voltages, inductor currents and dc-side voltage, as 
follows: 
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The coefficient matrices (G,H) can be obtained from (12), at 
the top of the next page, and (13) as follows: 
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   An exact discretization by the zero-order hold (ZOH) 
method is used in this paper for digital implementation of 
finite control set MPC as follows: 
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Common methods for model predictive control suffer from 
the high computational burden when solving control problems  
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over long prediction horizons. In this paper, the simplified 
two-step prediction [38]-[39], is extended for the control of 
proposed inverter. Fig. 4 (a) and (b), represent the concept of 
prediction of control variables using two-step prediction (h=2) 
and simplified two-step prediction, respectively. Similar to 
one-step prediction, this method uses 8 switching states for     
(k +2) sampling instant. From a computational point of view, 
this makes better the solution of MPC problems and enables 
sampling intervals of less than a few tens of µs. The discrete-
time state-space model for the two-step model predictive 
control can be derived as follows:  
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Where VBN(k+h+1), VCN(k+h+1), and iL(k+h+1) are 
predicted ac-side voltages and inductor current in (k +1) 
sampling instant, respectively. These can be calculated as 
follows:  
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According to the model predictive control (MPC) theory, 
control objective is expressed as (18) cost function. The 
predict horizon and Lagrange multiplier are denoted in cost 
function as NP and λ, respectively. As shown in (18), the cost  
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Fig. 4. Prediction of control variables using (a) two-step prediction, 
(b) simplified two-step prediction.  
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Fig. 5. Flowchart of the control strategy. 
 
function consists of two terms. First term calculates the 
quadratic sum of output voltage errors. Second term penalizes 
the saturation in the inductors. This guarantee the inductors to 
work without significant inductance drop. β is the upper bound 
for IL. This coefficient is adjusted to regulate inductor current 
in an appropriate varying range. Also, the Lagrange multiplier 
(λ) determines the balance between the voltage control and 
output ripple. All possible future states of the proposed 
 converter will be predicted. Then, the switching state which 
minimizes the cost function (SOP) is selected and then applied 
to converter as the optimal control action for next time step. 
Fig. 5 illustrates a flowchart of overall required steps in 
implementing MPC algorithm for proposed inverter. 
IV. DESIGN GUIDELINES OF THE COMPONENTS 
The values of the circuit components (inductors and 
capacitors) need to be optimized to make capability of 
following reference signals smoothly and accurately. In the 
following subsections, the derivation of components values is 
addressed in detail. 
A. Intermediate Capacitors 
In the first step of the design, the instantaneous duty cycles 
for phase B and phase C are obtained as a function of the input 
voltage (VIN=Vdc) and output voltages (Vout=VBN,VCN). 
                               ( ) out
IN out
V
D t
V V


                                 (19) 
Hence, the instantaneous duty-cycle of third phase DC (t), 
can be defined as follows: 
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The worst case design occurs when the phase current is in 
its peak value. According to (10), the maximum value of 
phase current is when: 
                                     t                                          (21) 
Using (21), the equation (20) can be converted to the 
following: 
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                (22) 
For 0 ≤ φ ≤ 90◦, the instantaneous duty-cycle will be at the 
highest value at φ = 0. Therefore, the maximum value of duty 
ratio for design is expressed as: 
                          max,
0.866
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V V
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                           (23) 
The maximum duty ratio for phase B can also be calculated 
in a similar manner, as follows: 
                              max,B
2
dc m
dc m
V V
D
V V



                                (24) 
Intermediate capacitors (C1, C2) are used to energy 
transition from the input to the output in a controlled method. 
These capacitors are set to achieve a compromise between 
constant value of voltage within one cycle and variable 
voltage profile in line frequency period. The voltage ripple of 
intermediate capacitors can be calculated as follows: 
                        
max(C,B)
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D i
V
C f
                        (25) 
By admitting 5% of maximum ripple voltage in the nominal 
conditions of operation, the values of the intermediate 
capacitances are derived by  
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The model predictive control has a varying switching 
frequency. Considering time step of discrete-time operation 
(TS), the maximum value of switching frequency (fsw,max) can 
be derived as follows: 
                                
,max
1
 
2
SW
S
f
T
                                   (27) 
To meet the transient-response requirements, the minimum 
value of switching frequency (fsw,min) is set as 0.2fsw,max. 
B. Output Capacitors 
The output capacitors should provide desired cutoff 
frequency much lower than the operating frequency. This 
allow a good reduction of high order harmonics. The voltage 
ripple of output capacitors can be calculated as follows: 
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                          (28) 
By admitting 30% of maximum ripple current on the output 
inductors and 10% of maximum ripple voltage on the output 
capacitors, the size of the output capacitors can be achieved as 
follows: 
                      (3,4)
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                     (29) 
C. Output Inductors 
The output inductors (L1, L2) are set to smooth the output 
waveforms by the attenuation of the low frequency 
component. The size of these inductors can be achieved on the 
basis of inductors current ripple. 
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0.3
dc
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                         (30) 
D. Input Inductor 
By admitting 10% of maximum ripple current on the input 
inductor, the size of input inductor can be achieved in a 
similar manner, as follows: 
                
max max
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V. COMPARISON OF THE PROPOSED CONVERTER WITH 
OTHER TOPOLOGIES 
In this section, the proposed inverter is compared with other 
three-phase inverters (standard six-switch inverter and four- 
switch three-phase inverter). The new converter proposes an 
inverter with a less number of semiconductor switches. The 
multilevel inverters have a high number of power 
semiconductor switches, and consequently, have not been 
considered for comparison. The comparison results are 
summarized in Table I, where Vm is the peak of the line-to-line 
output voltage. According to Table I, it can be concluded that  
TABLE I 
Comparison of Proposed Converter With Other Three Phase 
Converters. 
  
Standard six-
switch inverter 
Four-switch three-
phase inverter 
Proposed inverter 
The number of used 
switches, gate drives 
6 4 3 
TVRS 
12
3
mV  8 mV  7 mV  
DC voltage utilization 
SPWM: 
1
2
 
SVPWM: 
1
3
 
THIPWM: 
1
3
 
[18] 
1
2 3
 
1
3
 
[26], [28] 
1
2 3
 
 [30] 
0.62
3
 
Circulation current 
through the DC-link 
capacitors 
No 
[18] Yes 
No [26], [28] Limited 
[30] Limited 
Dead-band between the 
gate drive signals 
Necessary Necessary Not necessary 
Output filtering 
components in 3 phase 
3 LC filter 3 LC filter Not necessary 
Complexity Simple Average Average 
Power capacity High Medium Medium 
Properties 
Accepted as 
standard 
topology 
-Capacitor voltage 
balancing issues. 
- Access to dc-bus 
mid-point is 
Required. 
Large AC pulsing 
components 
 
the proposed converter is one of the most promising inverters. 
The proposed inverter has lower number of power switches, 
and consequently, lower number of gate drive circuits and 
snubber circuits in comparison with any other universal three-
phase inverter. Also, in an attempt to quantify the total rating 
of switches associated with each of the compared converters, 
the total voltage rating of the switches (TVRS) of converters 
are provided that can be a good criterion to compare the cost 
and size of converters. The new inverter achieves 15.47%, 
100% and 61.3% enhancement in the DC utilization factor 
compared to the standard six-switch inverter with sine PWM, 
four-switch three-phase inverter with PWM and four-switch 
three-phase inverter with SVM, respectively. Unlike other 
inverters, the proposed inverter has pure sinusoidal voltages. 
Thus, there is no need for output filters. This advantage leads 
to the reduction of cost and size of the inverter. To achieve the 
same line-to-line output voltage, the proposed inverter has 
lower required DC-link voltage in comparison with other 
three-phase inverters. This advantage causes the proposed 
inverter be suitable for energy sources with low output 
voltage. Moreover, there is no dead-band between the gate 
drive signals of the power switches in the proposed inverter. 
Nevertheless, the proposed inverter has more passive 
components compare to standard six-switch inverter and four- 
switch three-phase inverter. Thus, a direct efficiency 
calculation clearly leads one to two percent less efficiency 
compared to these converters. Also, it does increase the cost 
and size of proposed converter. However, it is noteworthy that 
in conventional six-switch inverters, the associated cost and 
size of extra heat sinks and gate drives for extra switches is 
also significant. In general, the proposed inverter is very 
competitive in low and medium power range. 
VI. EXPERIMENTAL RESULTS 
In order to validate the performance of the proposed 
converter, a prototype was built as a proof-of-concept. The 
circuit parameters and manufacturer numbers of the 
components are given in Table II. To select the model 
predictive control parameters in the hardware implementation, 
the influences of the MPC parameters (NP and λ) on the total 
harmonic distortion are studied in simulation environment. 
The predict horizon (NP) and Lagrange multiplier (λ) are set 
differently and their impacts are analyzed. Fig. 6 show the 
percentages of the total harmonic distortion when TS = 25μs 
and Vm = 100V. From Fig. 6, it can be seen that the optimal 
parameter settings for the MPVC method are 1 ≤ NP ≤ 2 and 0 
< λ ≤ 0.10. Hence, for better total harmonic distortion, small 
NP and λ can be selected for the MPC method. Then 
considering the computational burden and to achieve a 
compromise between practicability and high quality, NP and λ 
are set as 2 and 0.10 based on the analysis in Fig. 6. 
The experimental hardware platform consists of the power 
circuit of proposed converter and a control board (An  
 
 
Fig. 6. Influence of the FCS model predictive control parameters 
(NP and λ) on the total harmonic distortion when TS = 25μs and Vm = 
100V. 
TABLE II 
The Circuit Parameters and Manufacturer Numbers of The 
Converter’s Components 
Symbol Quantity or Device Parameter 
1 2,C C  Intermediate capacitors 
Two paralleled 
15μF 
3 4,C C   Output capacitors 1
μF 
λp Weighting factor 9.9 
xL   Internal inductor 3.6
mH 
1 2,L L   Output inductors 1.2
mH 
mV   
Peak output line 
voltage 
100V 
f Output frequency 50
Hz 
RL Resistance load 50Ω 
STM32F429IGT6 microcontroller based on ARM Cortex-M4 
core). IRF 740 and TLP250 are employed as the power 
MOSFETs and drivers, respectively. The control board has a 
0
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0.2
0
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D
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Np
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 maximum operating frequency of 180 MHz and a maximum 
ADC sampling rate of 7.2 MSPS. The inverter feeds a 
grounded star-connected resistive load that parameters are 
summarized in Table II. 
The required current measurements are made by ACS712, 
and sent to the control board. The response time of current 
transducer ACS712 is 5 μs. For the inductors, the tolerable 
maximum value of IL is IL,max = 0.5 Isat in the experiment for 
the MPC controller, i.e., the constraint coefficient is β = 0.5. 
The saturation current Isat of inductors L1,2, Lx are 14.7A and 
17.7A, respectively. The inductor current IL waveform is 
actually the voltage signal VIL from the current transducer, and 
the relationship between IL and VIL is described by a linear 
equation as follows: 
                           IL = 5.33 VIL − 13.33                             (32) 
Therefore, maximum values of inductor currents IL,max can 
 
 be calculated based on the maximum value of VIL. These 
guarantees that the inductors are away from saturation. 
As discussed in Section II, the basic idea behind control 
strategy is to produce a set of dc-biased sinusoidal voltages 
(phase B and phase C) with a phase difference of 60◦ and 
connect the phase A to the input dc supply to maintain 
balanced line-to-line voltages, which can be seen from Fig. 7. 
Also, it is shown that the output voltages are well regulated 
without any filtering requirements. The experimental 
waveforms of the output capacitor voltages (voltages of phase 
B and phase C) with respect to the supply common point are 
presented in Fig. 8. The experimental key waveforms of the 
inverter (voltage across the intermediate capacitor C1 and 
current through the output inductor L1) are shown in Figs. 9–
10. In order to observe transient response of proposed inverter, 
it is assumed that at t=30, inverter has experienced a step 
change in the frequency and load voltage reference. The 
dynamic response of the proposed inverter when feeding an 
inductive-resistive load (R-L), is depicted in Fig. 11. 
 
 
(a) 
 
(b) 
Fig. 7. Experimental waveforms of the output line voltages across the load. (a) Phase A and Phase B. (b) Phase C. (50 V/div, 10 ms/div). 
  
Fig. 8. Experimental waveforms of the output capacitor voltages. (100 V/div, 10 ms/div). 
 
 
Fig. 9. Experimental waveform of the voltage across the intermediate capacitor C1. (50 V/div, 20 ms/div). 
 
 
Fig. 10. Experimental waveform of the current through the output inductor L1. (5 A/div, 20 ms/div). 
  
Fig. 11. Dynamic response of the proposed inverter for a step change of frequency and load voltage reference (Phase A). (10 V/div, 10 ms/div). 
In experimental results, the inverter voltages effectively 
tracked their references even with step change of frequency 
and load voltage reference. This show clearly that the new 
inverter topology works as expected using only three power 
switches. Also, this topology can be operated at high 
frequencies with a good output spectrum. 
VII. CONCLUSION 
A cost-effective single-stage voltage source DC–AC 
converter with a less number of semiconductor switches and 
respective control strategy have been proposed. In this paper, a 
simplified two-step finite control set model predictive control 
is extended for the control of proposed inverter. The 
continuous- and discrete-time modeling of the proposed 
inverter is presented for digital implementation. It is important 
to note that no delay compensation is needed with the 
proposed simplified two-step prediction. The proposed 
inverter improves the utilization of the input dc supply by a 
factor of 1.15 and 2 compared to the standard six-switch 
inverter and four-switch three-phase inverter, respectively. 
The output line-to-line voltages of proposed inverter are pure 
sinusoidal waves and total harmonic distortion is minimized. 
Also, there is no circulation of one-phase current through the 
split dc-link capacitors. In addition, dead-band between the 
gate drive signals of the two interlocked semiconductor 
devices will not be considered in proposed inverter. 
Experimental verification has presented promising results and 
it is shown that the proposed inverter has good potential for 
renewable energy sources with low output voltage. 
REFERENCES 
[1] F. Richardeau and T. T. L. Pham, “Reliability calculation of multilevel 
converters: Theory and applications,” IEEE Trans. Ind. Electron., vol. 
60, no. 10, pp. 4225–4233, Oct. 2013. 
[2] Y. Song and B. Wang, “Survey on reliability of power electronic 
systems,” IEEE Trans. Power Electron., vol. 28, no. 1, pp. 591–604, 
Jan. 2013. 
[3] M. Farhadi, M. Abapour, M. Sabahi, “Failure analysis and reliability 
evaluation of modulation techniques for neutral point clamped 
inverters—A usage model approach,” Engineering Failure Analysis, vol. 
71, pp. 90-104, 2016.  
[4] E. Babaei, “A cascade multilevel converter topology with reduced 
number of switches,” IEEE Trans. Power Electron., vol. 23, no. 6, pp. 
2657–2664, Nov. 2008. 
[5] Y. Ounejjar, K. Al-Haddad, and L. A. Gregoire, “Packed U cells 
multilevel converter topology: Theoretical study and experimental 
validation,” IEEE Trans. Ind. Electron., vol. 58, no. 4, pp. 1294–1306, 
Apr. 2011. 
[6] Y. Ounejjar and K. Al-Haddad, “Multilevel hysteresis controller of the 
novel seven-level packed U cells converter,” in Proc. Int. Symp. Power 
Electron. Electr. Drives Autom. Motion, Jun. 14–16, 2010, pp. 186–191. 
[7] N. A. Rahim K. Chaniago, and J. Selvaraj, “Single-phase seven-level 
grid-connected inverter for photovoltaic system,” IEEE Trans. Ind. 
Electron., vol. 58, no. 6, pp. 2435–2444, Jun. 2011. 
[8] G. M. Martins, J. A. Pomilio, S. Buso, and G. Spiazzi, “Three-phase 
low-frequency commutation inverter for renewable energy systems,” 
IEEE Trans. Ind. Electron., vol. 53, no. 5, pp. 1522–1528, Oct. 2006. 
[9] M. Farhadi, M. Abapour, B. Mohammadi-Ivatloo, “Reliability analysis 
of component-level redundant topologies for solid-state fault current 
limiter,” International Journal of Electronics, Vol. 105, no. 4, pp. 541–
558, 2018. 
[10] E. Najafi and A. H. M. Yatim, “Design and implementation of a new 
multilevel inverter topology,” IEEE Trans. Ind. Electron., vol. 59, no. 
11, pp. 4148–4154, Nov. 2012. 
[11] M. F. Kangarlu and E. Babaei, “A generalized cascaded multilevel 
inverter using series connection of submultilevel inverters,” IEEE Trans. 
Power Electron., vol. 28, no. 2, pp. 625–636, Feb. 2013. 
[12] W. Choi and F. Kang, “H-bridge based multilevel inverter using PWM 
switching function,” in Proc. 31st Int. Telecommun. Energy Conf., Oct. 
18–22, 2009, pp. 1–5. 
[13] Y. Hinago and H. Koizumi, “A single-phase multilevel inverter using 
switched series/parallel DC voltage sources,” IEEE Trans. Ind. 
Electron., vol. 57, no. 8, pp. 2643–2650, Aug. 2010. 
[14] S. Gui-Jia, “Multilevel DC-link inverter,” IEEE Trans. Ind. Appl., vol. 
41, no. 3, pp. 848–854, May-Jun. 2005. 
[15] Z. Zeng, W. Zheng, R. Zhao, “Performance analysis of the zero-voltage 
vector distribution in three-phase four-switch converter using a space 
vector approach,” IEEE Trans. Power Electron., vol. 32, no. 1, pp. 260-
273 Jan. 2017. 
[16] M. Masmoudi, B. El Badsi, A. Masmoudi, “DTC of B4-inverter-fed 
BLDC motor drives with reduced torque ripple during sector-to-sector 
commutations,” IEEE Trans. Power Electron., vol. 29, no. 9, pp. 4855-
4865, Sep. 2014. 
[17] E. Lemmen, J. van-Duivenbode, J. L. Duarte, E. A. Lomonova, 
“Flexible multilevel converters using four-switch extended commutation 
cells,” IEEE Journal of Emerging and Selected Topics in Power Elec., 
vol. 3, no. 3, pp. 794-804, Sep. 2015. 
[18] H. W. V. D. Broeck and J. D. V. Wyk, “A comparative investigation of 
a three-phase induction machine drive with a component minimized 
 voltage-fed inverter under different control options,” IEEE Trans. Ind. 
Appl., vol. IA-20, no. 2, pp. 309–320, Mar. 1984. 
[19] M. Farhadi, M. Tahmasbi-Fard, M. Abapour, M. Tarafdar-Hagh, “DC-
AC converter-fed induction motor drive with fault-tolerant capability 
under open-and short-circuit switch failures,” IEEE Trans. Power 
Electron., vol.33, no. 2, Feb. 2018. 
[20] N. M. A. Freire, A. J. M. Cardoso, “A fault-tolerant direct controlled 
PMSG drive for wind energy conversion systems,” IEEE Trans. Ind. 
Electron., vol. 61, no. 2, pp. 821-834, Feb. 2014. 
[21] D. Zhou, J. Zhao, Y. Liu, “Independent control scheme for 
nonredundant two-leg fault-tolerant back-to-back converter-fed 
induction motor drives,” IEEE Trans. Ind. Electron., vol. 63, no. 11, pp. 
6790-6800, 2016. 
[22] D. Zhou, J. Zhao, and Y. Liu, “Predictive torque control scheme for 
three-phase four-switch inverter-fed induction motor drives with DC-
link voltages offset suppression,” IEEE Trans. Power. Electron., vol. 30, 
no. 6, pp. 3309–3318, 2015. 
[23] J. Kim, J. Hong, and K. Nam, “A current distortion compensation 
scheme for four-switch inverters,” IEEE Trans. Power Electron., vol. 
24, no. 3–4, pp. 1032–1040, Mar.–Apr. 2009. 
[24] D. M. Lee, J. B. Park, and H. A. Toliyat, “A simple current ripple 
reduction method for B4 inverters,” J. Elect. Eng. Technol., vol. 8, no. 5, 
pp. 1062–1069, Sep. 2013. 
[25] R. Wang, J. Zhao, and Y. Liu, “A comprehensive investigation of four-
switch three-phase voltage source inverter based on double Fourier 
integral analysis,” IEEE Trans. Power Electron., vol. 26, no. 10, pp. 
2774–2787, Oct. 2011. 
[26] C. Zhu, Z. Zeng, R. Zhao, “Comprehensive Analysis and Reduction of 
Torque Ripples in Three-Phase Four-Switch Inverter-Fed PMSM Drives 
Using Space Vector Pulse-Width Modulation,” Power Electronics IEEE 
Transactions on, vol. 32, pp. 5411-5424, 2017. 
[27] W. Wen, L. An, X. Xianyong, F. Lu, M. C. Thuyen, and L. Zhou, 
“Space vector pulse-width modulation algorithm and DC-side voltage 
control strategy of three-phase four-switch active power filters,” IET 
Power Electron., vol. 6, no. 1, pp. 125–135, 2013. 
[28] Z. Zeng, W. Zheng, R, Zhao, “Space-Vector-Based Hybrid PWM 
Strategy for Reduced DC-Link Capacitor Current Stress in the Postfault 
Grid-Connected Three-Phase Rectifier,” IEEE Trans. Ind. Electron., vol. 
63, no. 8, Aug. 2016. 
[29] Q. T. An, L. Sun, K. Zhao, and T. M. Jahns, “Scalar PWM algorithms 
for four-switch three-phase inverters,” Electron. Lett., vol. 46, pp. 900–
902, 2010. 
[30] F. Blaabjerg, D. O. Neacsu, and J. K. Pedersen, “Adaptive SVM to 
compensate DC-link voltage ripple for four-switch three-phase voltage-
source inverters,” IEEE Trans. Power Electron., vol. 14, no. 4, pp. 743–
752, Jul. 1999. 
[31] A. Consoli, M. Cacciato, A. Testa, “A Three Switch Three Phase 
Inverter for Standard Induction Motors,” 35th Annual IEEE Power Elec. 
Spec. Conf., 2004. 
[32] B. Stellato, T. Geyer, P. J. Goulart, “High-speed finite control set model 
predictive control for power electronics,” IEEE Trans. Power Electron., 
vol. 32, no. 5, pp. 4007-4020, May 2017. 
[33] T. Geyer and D. E. Quevedo, “Performance of multistep finite control 
set model predictive control for power electronics,” IEEE Trans. Power 
Electron., vol. 30, no. 3, pp. 1633–1644, Mar. 2015. 
[34] J. Scoltock, T. Geyer, and U. K. Madawala, “A model predictive direct 
current control strategy with predictive references for MV grid-
connected converters with LCL-filters,” IEEE Trans. Power Electron., 
vol. 30, no. 10, p. 5926–5937, Oct. 2015. 
[35] S. Bayhan, M. Trabelsi, H. Abu-Rub, M. Malinowski, “Finite-control-
set model-predictive control for a quasi-Z-source four-leg inverter under 
unbalanced load condition,” IEEE Trans. Ind. Electron., vol. 64, no. 4, 
pp. 2560-2569, Apr. 2017. 
[36] J. Z. Zhang, T. Sun, F. Wang, J. Rodríguez, R. Kennel, “A 
computationally efficient quasi-centralized DMPC for back-to-back 
converter PMSG wind turbine systems without DC-link tracking errors,” 
IEEE Trans. Ind. Electron., vol. 63, no. 10, pp. 6160-6171, Oct. 2016. 
[37] J. Scoltock, T. Geyer, U. K. Madawala, “Model predictive direct power 
control for grid-connected NPC converters,” IEEE Trans. Ind. Electron., 
vol. 62, no. 9, pp. 5319-5328, Sep. 2015. 
[38] V. Yaramasu, B. Wu, M. Rivera, and J. Rodriguez, “Enhanced model 
predictive voltage control of four-leg inverters with switching frequency 
reduction for standalone power systems,” in Proc. IEEE 15th Int. Power 
Electron. Motion Control Conf., Novi Sad, Serbia, Sep. 2012, pp. 1–5. 
[39] V. Yaramasu, B. Wu, S. Alepuz, S. Kouro, “Predictive control for low-
voltage ride-through enhancement of three-level boost and NPC-
converter-based PMSG wind turbine,” IEEE Trans. Ind. Electron., vol. 
61, no. 10 pp. 6832-6843, 2014. 
[40] Z. Zeng, W. Zheng, R. Zhao, “Performance Analysis of the Zero-
Voltage Vector Distribution in Three-Phase Four-Switch Converter 
Using a Space Vector Approach,” Power Electronics IEEE Transactions 
on, vol. 32, pp. 260-273, 2017. 
 
 
 
Masoud Farhadi received the B.Sc. degree in 
electrical engineering with honors and M.Sc. 
degree in power engineering (power electronics 
and systems) with honors from the Department 
of Electrical Engineering, University of Tabriz, 
Iran, in 2013 and 2016, respectively 
 His current research interests include 
analysis and control of power electronic 
converters, reliability of power electronic 
systems, and renewable energy conversion 
systems. 
 
 
 
Mehdi Abapour (S’08–M’12) received his M.Sc. 
and Ph.D. degrees in electrical engineering from 
University of Tabriz and Tarbiat Modares 
University, in 2007 and 2013, respectively. He is 
currently an Assistant Professor with the 
Department of Electrical and Computer 
Engineering, University of Tabriz, Iran. 
 His research interests include stochastic 
power system analysis, reliability of power 
electronic systems and power systems, power 
system dynamics, FACTS devices and fault current limiters. 
